Regviz

Alif Semiconductor /AE722F80F55D5AS_CM55_HE_View /CSI /CSI_INT_ST_PHY

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSI_INT_ST_PHY

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE722F80F55D5AS_CM55_HE_View/CSI/CSI_INT_ST_PHY#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PHY_ERRSOTHS_0)PHY_ERRSOTHS_0 0 (PHY_ERRSOTHS_1)PHY_ERRSOTHS_1 0 (PHY_ERRESC_0)PHY_ERRESC_0 0 (PHY_ERRESC_1)PHY_ERRESC_1

Description

PHY Interrupt Status Register

Fields

PHY_ERRSOTHS_0

Start of transmission error on data lane 0 (synchronization can still be achieved).
PHY_ERRSOTHS_1

Start of transmission error on data lane 1 (synchronization can still be achieved).
PHY_ERRESC_0

Start of Transmission Error on data lane 0 (no synchronization achieved).
PHY_ERRESC_1

Start of Transmission Error on data lane 1 (no synchronization achieved).

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data